Tarmizi Tarmizi, Soib Taib, M.K. Mat Desa
This paper presents the design and implementation of an improved cascaded multilevel inverter topology with asymmetric DC sources. This experimental inverter topology is a stand-alone system with simulations and experiments performed using resistance loads. The topology uses four asymmetric binary DC sources that are independent from each other and one H-bridge. The topology was simulated using PSIM software before an actual prototype circuit was tested. The proposed topology was shown to be very efficient. It was able to generate a smooth output waveform up to 31 levels with only eight switches. The obtained simulation and experimental results are almost identical. In a 1,200W (48.3?) resistive load application, the THDv and efficiency of the topology were found to be 1.7% and 97%, respectively. In inductive load applications, the THDv values were 1.1% and 1.3% for an inductive load (R=54? dan L=146mH) and a 36W fluorescent lamp load with a capacitor connected at the dc bus. © 2019 KIPE.
Department of Electrical Engineering, Faculty of Engineering, Syiah Kuala University, Banda Aceh, Indonesia; School of Electrical and Electronics Engineering, USM Engineering Campus, Penang, Malaysia
Research at a Glance
Register to unlock
Topics & SDG Alignment
Register to unlock
Collaboration
Register to unlock
Author Profile (Selected)
Register to unlock
References Overview
Register to unlock
Journal & Source
Register to unlock
Metadata & Integrity
Register to unlock